

CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18

18-Mbit DDR II SRAM Two-Word Burst Architecture

Features

- 18-Mbit density (2 M × 8, 2 M × 9, 1 M × 18, 512 K × 36)
- 333-MHz clock for high bandwidth
- Two-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz
- Two input clocks (K and K) for precise DDR timing □ SRAM uses rising edges only
- Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- Synchronous internally self-timed writes
- DDR II operates with 1.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to DDR-I device with 1 cycle read latency when DOFF is asserted LOW
- 1.8 V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4 V–V_{DD})

 □ Supports both 1.5 V and 1.8 V I/O supply
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase locked loop (PLL) for accurate data placement

Configurations

CY7C1316KV18 - 2 M x 8

 $CY7C1916KV18 - 2 M \times 9$

CY7C1318KV18 – 1 M × 18

CY7C1320KV18 - 512 K x 36

Functional Description

The CY7C1316KV18, CY7C1916KV18, CY7C1318KV18, and CY7C1320KV18 are 1.8 V synchronous pipelined SRAM equipped with DDR II architecture. The DDR II consists of an SRAM core with advanced synchronous peripheral circuitry and a 1-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and \overline{C} if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with two 8-bit words in the case of CY7C1316KV18 and two 9-bit words in the case of CY7C1916KV18 that burst sequentially into or out of the device. The burst counter always starts with a '0' internally in the case of CY7C1316KV18 and CY7C1916KV18. On CY7C1318KV18 and CY7C1320KV18, the burst counter takes in the least significant bit of the external address and bursts two 18-bit words in the case of CY7C1318KV18 and two 36-bit words in the case of CY7C1320KV18 sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR SRAM in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or \overline{K} input clocks. All data outputs pass through output registers controlled by the C or \overline{C} (or K or \overline{K} in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Selection Guide

Description		333 MHz	300 MHz	250 MHz	200 MHz	167 MHz	Unit
Maximum operating frequency		333	300	250	200	167	MHz
Maximum operating current	× 8	440	420	370	330	300	mA
	× 9	440	420	370	330	300	
	× 18	450	430	380	340	310	
	× 36	560	520	460	400	360	

Cypress Semiconductor Corporation
Document Number: 001-58905 Rev. *C


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600


Revised February 28, 2011



Logic Block Diagram (CY7C1316KV18)




Logic Block Diagram (CY7C1916KV18)






Logic Block Diagram (CY7C1318KV18)



Logic Block Diagram (CY7C1320KV18)



CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18



Contents

Pin Configuration	5
165-ball FBGA (13 x 15 x 1.4 mm) Pinout	5
Pin Definitions	7
Functional Overview	9
Read Operations	9
Write Operations	9
Byte Write Operations	9
Single Clock Mode	9
DDR Operation	9
Depth Expansion	
Programmable Impedance	10
Echo Clocks	10
PLL	10
Application Example	10
Truth Table	
Burst Address Table	11
Write Cycle Descriptions	11
Write Cycle Descriptions	12
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port—Test Clock	
Test Mode Select (TMS)	
Test Data-In (TDI)	13
Test Data-Out (TDO)	13
Performing a TAP Reset	13
TAP Registers	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Electrical Characteristics	16

TAP AC Switching Characteristics	17
TAP Timing and Test Conditions	
Identification Register Definitions	
Scan Register Sizes	
Instruction Codes	
Boundary Scan Order	19
Power Up Sequence in DDR II SRAM	20
Power Up Sequence	20
PLL Constraints	20
Maximum Ratings	21
Operating Range	
Neutron Soft Error Immunity	21
Electrical Characteristics	21
DC Electrical Characteristics	21
AC Electrical Characteristics	23
Capacitance	
Thermal Resistance	
Switching Characteristics	
Switching Waveforms	27
Ordering Information	28
Ordering Code Definitions	28
Package Diagram	29
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	32
Products	32
PSoC Solutions	32



Pin Configuration

The pin configurations for CY7C1316KV18, CY7C1916KV18, CY7C1318KV18, and CY7C1320KV18 follow.^[1]

165-ball FBGA (13 × 15 × 1.4 mm) Pinout CY7C1316KV18 (2 M × 8)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NWS ₁	K	NC/144M	LD	А	NC/36M	CQ
В	NC	NC	NC	Α	NC/288M	K	NWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V_{SS}	А	Α	А	V_{SS}	NC	NC	NC
D	NC	NC	NC	V_{SS}	V _{SS}	V _{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
M	NC	NC	NC	V_{SS}	V _{SS}	V _{SS}	V_{SS}	V_{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	Α	Α	С	Α	Α	NC	NC	NC
R	TDO	TCK	Α	Α	А	C	А	Α	Α	TMS	TDI

CY7C1916KV18 (2 M × 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NC	K	NC/144M	LD	А	NC/36M	CQ
В	NC	NC	NC	Α	NC/288M	K	BWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V _{SS}	А	Α	Α	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
M	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V_{SS}	V _{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	А	Α	Α	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	Α	А	С	Α	Α	NC	NC	DQ8
R	TDO	TCK	Α	Α	А	C	А	Α	Α	TMS	TDI

Document Number: 001-58905 Rev. *C Page 5 of 32

Note
1. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



Pin Configuration (continued)

The pin configurations for CY7C1316KV18, CY7C1916KV18, CY7C1318KV18, and CY7C1320KV18 follow.^[1]

165-ball FBGA (13 × 15 × 1.4 mm) Pinout CY7C1318KV18 (1 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	BWS ₁	K	NC/144M	LD	А	NC/36M	CQ
В	NC	DQ9	NC	Α	NC/288M	K	BWS ₀	Α	NC	NC	DQ8
С	NC	NC	NC	V _{SS}	А	A0	Α	V_{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V _{SS}	V _{SS}	V _{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ11	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V_{SS}	V_{SS}	NC	DQ1	NC
N	NC	NC	DQ16	V_{SS}	А	Α	А	V_{SS}	NC	NC	NC
Р	NC	NC	DQ17	А	А	С	Α	Α	NC	NC	DQ0
R	TDO	TCK	Α	Α	А	C	А	Α	Α	TMS	TDI

CY7C1320KV18 (512 K × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	NC/36M	R/W	BWS ₂	K	BWS ₁	LD	А	NC/72M	CQ
В	NC	DQ27	DQ18	Α	BWS ₃	K	BWS ₀	Α	NC	NC	DQ8
С	NC	NC	DQ28	V _{SS}	Α	A0	Α	V _{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V _{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	DQ2
М	NC	NC	DQ34	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	TCK	Α	Α	Α	С	Α	Α	А	TMS	TDI



Pin Definitions

Pin Name	I/O	Pin Description
DQ _[x:0]	Input output- synchronous	Data Input Output Signals. Inputs are sampled on the rising edge of K and \overline{K} clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during read operations or K and \overline{K} when in single clock mode. When read access is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1316KV18 – $DQ_{[7:0]}$ CY7C1916KV18 – $DQ_{[8:0]}$ CY7C1318KV18 – $DQ_{[17:0]}$ CY7C1320KV18 – $DQ_{[35:0]}$
LD	Input- synchronous	Synchronous Load. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data.
NWS ₀ , NWS ₁	Input- synchronous	Nibble Write Select 0, 1 – Active LOW (CY7C1316KV18 Only). Sampled on the rising edge of the K and K clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. NWS $_0$ controls D $_{[3:0]}$ and NWS $_1$ controls D $_{[7:4]}$. All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and it is not written into the device.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- synchronous	Byte Write Select 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. $CY7C1916KV18 - \underline{BWS}_0 \text{ controls D}_{[8:0]} \underline{D_{[8:0]}} = \underline{D_{[8:0]}} \underline{D_{[8:0]}} = \underline{D_{[8:0]}} D_{[8:$
A, A0	Input- synchronous	Address Inputs. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2 M × 8 (2 arrays each of 1 M × 8) for CY7C1316KV18 and 2 M × 9 (2 arrays each of 1 M × 9) for CY7C1916KV18, 1 M × 18 (2 arrays each of 512 K × 18) for CY7C1318KV18, and 512 K × 36 (2 arrays each of 256 K × 36) for CY7C1320KV18. CY7C1316KV18 – Since the least significant bit of the address internally is a "0," only 20 external address inputs are needed to access the entire memory array. CY7C1916KV18 – Since the least significant bit of the address internally is a "0," only 20 external address inputs are needed to access the entire memory array. CY7C1318KV18 – A0 is the input to the burst counter. These are incremented in a linear fashion internally. 20 address inputs are needed to access the entire memory array. CY7C1320KV18 – A0 is the input to the burst counter. These are incremented in a linear fashion internally. 19 address inputs are needed to access the entire memory array. All the address inputs are ignored when the appropriate port is deselected.
R/W	Input- synchronous	Synchronous Read or Write Input. When \overline{LD} is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for loaded address. R/W must meet the setup and hold times around edge of K.
С	Input clock	Positive Input \underline{C} lock for Output Data. C is used in conjunction with \overline{C} to clock out the read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
C	Input clock	Negative Input Clock for Output Data. \overline{C} is used in conjunction with C to clock out the read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
К	Input clock	Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
K	Input clock	Negative Input Clock Input. \overline{K} is used to capture synchronous data being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.



Pin Definitions (continued)

Pin Name	1/0	Pin Description
CQ	Output clock	CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in the AC Timing table.
<u>S</u>	Output clock	$\overline{\text{CQ}}$ Referenced with Respect to $\overline{\text{C}}$. This is a free running clock and is synchronized to the input clock for output data ($\overline{\text{C}}$) of the DDR II. In the single clock mode, $\overline{\text{CQ}}$ is generated with respect to $\overline{\text{K}}$. The timing for the echo clocks is shown in the AC Timing table.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to $0.2 \times RQ$, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	PLL Turn Off – Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 K Ω or less pull up resistor. The device behaves in DDR-I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR-I timing.
TDO	Output	TDO for JTAG.
TCK	Input	TCK Pin for JTAG.
TDI	Input	TDI Pin for JTAG.
TMS	Input	TMS Pin for JTAG.
NC	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/36M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/72M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	Input	Not Connected to the Die. Can be tied to any voltage level.
V _{REF}	Input- reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V_{DD}	Power supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the device.
V_{DDQ}	Power supply	Power supply inputs for the outputs of the device.

Document Number: 001-58905 Rev. *C



CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18

Functional Overview

The CY7C1316KV18, CY7C1916KV18, CY7C1318KV18, and CY7C1320KV18 are synchronous pipelined burst SRAMs equipped with a DDR interface, which operates with a read latency of one and a half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to $V_{\rm SS}$ the device behaves in DDR-I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/\overline{C} , or K/K when in single clock mode).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ pass through output_registers controlled by the rising edge of the output clocks (C/C, or K/K when in single clock mode).

All synchronous control (R/\overline{W} , \overline{LD} , $\overline{BWS}_{[0:X]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1318KV18 is described in the following sections. The same basic descriptions apply to CY7C1316KV18, CY7C1916KV18, and CY7C1320KV18.

Read Operations

The CY7C1318KV18 is organized internally as a two arrays of 512 K x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise, the corresponding 18-bit word of data from this address location is driven onto the $Q_{[17:0]}$ using C as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto the Q[17:0]. The requested data is valid 0.45 ns from the rising edge of the output clock (C or C, or K and K when in single clock mode, 200 MHz, 250 MHz, and 300 MHz device). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1318KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive output clock (C). This enables for a transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting R/\overline{W} LOW and \overline{LD} LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise, the data presented to $D_{[17:0]}$ is latched and stored into the 18-bit write

data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the Negative Input Clock (K) the information presented to $D_{[17:0]}$ is also stored into the write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When the write access is deselected, the device ignores all inputs after the pending write operations have been completed.

Byte Write Operations

Byte write operations are supported by the CY7C1318KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS₀ and BWS₁, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, or write operations to a byte write operation.

Single Clock Mode

The CY7C1318KV18 is used with a single clock that controls both the input and output registers. In this mode, the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and C HIGH at power on. This function is a strap option and not alterable during device operation.

DDR Operation

The CY7C1318KV18 enables high-performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C1318KV18 requires a single No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications may require a second NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

Depth Expansion

Depth expansion requires replicating the \overline{LD} control signal for each bank. All other control signals can be common between banks as appropriate.

Document Number: 001-58905 Rev. *C Page 9 of 32



Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω , with V_{DDQ} = 1.5 V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR II to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the DDR II. In single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in the Switching Characteristics on page 25.


PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20 μs of stable clock. The PLL can also be reset by slowing or stopping the input clock K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20 μs after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in DDR-I mode (with one cycle latency and a longer access time).

Application Example

Figure 1 shows two DDR II used in an application.

Figure 1. Application Example





Truth Table

The truth table for the CY7C1316KV18, CY7C1916KV18, CY7C1318KV18, and CY7C1320KV18 follow. [2, 3, 4, 5, 6, 7]

Operation	K	LD	R/W	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on consecutive K and \overline{K} rising edges.	L–H	L	L	D(A1) at K(t + 1) ↑	D(A2) at $\overline{K}(t + 1) \uparrow$
Read cycle: Load address; wait one and a half cycle; read data on consecutive \overline{C} and C rising edges.	L–H	L	Н	Q(A1) at $\overline{C}(t + 1)$	Q(A2) at C(t + 2) 1
NOP: No operation	L–H	Н	Х	High Z	High Z
Standby: Clock stopped	Stopped	Х	Х	Previous State	Previous State

Burst Address Table

(CY7C1318KV18, CY7C1320KV18)

First Address (External)	Second Address (Internal)
XX0	XX1
XX1	XX0

Write Cycle Descriptions

The write cycle description table for CY7C1316KV18 and CY7C1318KV18 follows. [2, 8]

BWS ₀ / NWS ₀	BWS ₁ / NWS ₁	К	ĸ	Comments
L	L	L–H		During the data portion of a write sequence: CY7C1316KV18 – both nibbles (D _[7:0]) are written into the device. CY7C1318KV18 – both bytes (D _[17:0]) are written into the device.
L	L	_		During the data portion of a write sequence: CY7C1316KV18 – both nibbles ($D_{[7:0]}$) are written into the device. CY7C1318KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	Н	L–H	-	During the data portion of a write sequence: CY7C1316KV18 – only the lower nibble ($D_{[3:0]}$) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1318KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	1		During the data portion of a write sequence: CY7C1316KV18 – only the lower nibble ($D_{[3:0]}$) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1318KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H		During the data portion of a write sequence: CY7C1316KV18 – only the upper nibble $(D_{[7:4]})$ is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1318KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	_	L–H	During the data portion of a write sequence: CY7C1316KV18 – only the upper nibble ($D_{[7:4]}$) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1318KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	-	No data is written into the devices during this portion of a write operation.
Н	Н	-	L–H	No data is written into the devices during this portion of a write operation.

Notes

- 2. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.
- 3. Device powers up deselected with the outputs in a tristate condition.
- 4. On CY7C1318KV18 and CY7C1320KV18, 'A1' represents address location latched by the devices when transaction was initiated and 'A2' represents the addresses sequence in the burst. On CY7C1316KV18 and CY7C1916KV18, 'A1' represents A + '0' and 'A2' represents A + '1'.
- 5. 't' represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the 't' clock cycle.
- 6. Data inputs are registered at K and \overline{K} rising edges. Data outputs are delivered on C and \overline{C} rising edges, except when in single clock mode.
- Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS₀, NWS₁, BWS₀, BWS₁, BWS₂, and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Page 11 of 32



Write Cycle Descriptions

The write cycle description table for CY7C1916KV18 follows. [9, 10]

BWS ₀	K	K		
L	L–H	1	During the data portion of a write sequence, the single byte (D _[8:0]) is written into the device.	
L	1	L–H	-H During the data portion of a write sequence, the single byte (D _[8:0]) is written into the device.	
Н	L–H	_	No data is written into the device during this portion of a write operation.	
Н	_	L–H	No data is written into the device during this portion of a write operation.	

Write Cycle Descriptions

The write cycle description table for CY7C1320KV18 follows. [9, 10]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	K	Comments
L	L	L	L	L–H	-	During the data portion of a write sequence, all four bytes (D _[35:0]) are written into the device.
L	L	L	L	_	L–H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	Н	Н	Н	L–H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Н	Н	_	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	Н	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Н	Н	_	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	_	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	-	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.

Document Number: 001-58905 Rev. *C Page 12 of 32

 ^{9.} X = 'Don't Care', H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
 10. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS₀, NWS₁, BWS₀, BWS₁, BWS₂, and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 16. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The Boundary Scan Order on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 18.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the 'extest output bus tristate', is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram

The state diagram for the TAP controller follows.^[11]




Note

11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range^[12, 13, 14]

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	$I_{OH} = -2.0 \text{ mA}$	1.4	_	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	1.6	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 2.0 mA	_	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	_	0.2	V
V _{IH}	Input HIGH voltage	_	0.65 V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage	-	-0.3	0.35 V _{DD}	V
I _X	Input and output load current	$GND \leq V_I \leq V_{DD}$	-5	5	μА

Notes

14. All voltage referenced to Ground.

^{12.} These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

^{13.} Overshoot: $V_{IH}(AC) < V_{DDQ} + 0.85 \text{ V}$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL}(AC) > -1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$).




TAP AC Switching Characteristics Over the Operating Range^[15, 16]

Parameter	Description	Min	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	50	_	ns
t _{TF}	TCK Clock Frequency	-	20	MHz
t _{TH}	TCK Clock HIGH	20	-	ns
t _{TL}	TCK Clock LOW	20	_	ns
Setup Times				
t _{TMSS}	TMS Setup to TCK Clock Rise	5	_	ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5	_	ns
t _{CS}	Capture Setup to TCK Rise	5	-	ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	5	_	ns
t _{TDIH}	TDI Hold after Clock Rise	5	_	ns
t _{CH}	Capture Hold after clock rise	5	-	ns
Output Times			•	
t _{TDOV}	TCK Clock LOW to TDO Valid	_	10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0	_	ns

TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions.^[16]

Figure 2. TAP Timing and Test Conditions



16. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

 $^{15.\,}t_{CS}$ and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.



Identification Register Definitions

Instruction Field		Description			
instruction Fleid	CY7C1316KV18	CY7C1916KV18	CY7C1318KV18	CY7C1320KV18	Description
Revision number (31:29)	000	000	000	000	Version number.
Cypress device ID (28:12)	11010100010000101	11010100010001101	11010100010010101	11010100010100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do not use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do not use: This instruction is reserved for future use.
RESERVED	110	Do not use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Document Number: 001-58905 Rev. *C



Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

56 6A 57 5B 58 5A 59 4A 60 5C 61 4B 62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G 83 1J	Bit #	Bump ID
58 5A 59 4A 60 5C 61 4B 62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	56	6A
59 4A 60 5C 61 4B 62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	57	5B
60 5C 61 4B 62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	58	5A
61 4B 62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	59	4A
62 3A 63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	60	5C
63 1H 64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	61	4B
64 1A 65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	62	3A
65 2B 66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	63	
66 3B 67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	64	1A
67 1C 68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	65	2B
68 1B 69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	66	
69 3D 70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	67	1C
70 3C 71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	68	1B
71 1D 72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	69	3D
72 2C 73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G		
73 3E 74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	71	1D
74 2D 75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	72	2C
75 2E 76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G	73	3E
76 1E 77 2F 78 3F 79 1G 80 1F 81 3G 82 2G		
77 2F 78 3F 79 1G 80 1F 81 3G 82 2G		
78 3F 79 1G 80 1F 81 3G 82 2G		
79 1G 80 1F 81 3G 82 2G		2F
80 1F 81 3G 82 2G	78	3F
81 3G 82 2G	79	
82 2G	80	1F
83 1J		
	83	1J

Bit #	Bump ID
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R



Power Up Sequence in DDR II SRAM

DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


Power Up Sequence

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
 - \square Apply V_{DD} before V_{DDQ} .
 - $\hfill \square$ Apply $\underline{V_{DDQ}}$ before V_{REF} or at the same time as V_{REF} $\hfill \square$ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 µs to lock the PLL.

PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}.
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 μs of stable clock to relock to the desired clock frequency.

Figure 3. Power Up Waveforms





Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature with power applied . -55 °C to +125 °C Supply voltage on V_{DD} relative to GND......–0.5 V to +2.9 V Supply voltage on V_{DDQ} relative to GND...... -0.5 V to $+V_{DD}$ DC applied to outputs in High Z.....-0.5 V to V_{DDQ} + 0.3 V DC input voltage^[17]–0.5 V to V_{DD} + 0.3 V Current into outputs (LOW)20 mA Static discharge voltage (MIL-STD-883, M 3015)... > 2001 V Latch up current...... > 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD} ^[18]	V _{DDQ} [18]
Commercial	0 °C to +70 °C	$1.8 \pm 0.1 \text{ V}$	1.4 V to
Industrial	−40 °C to +85 °C		V_{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev

 $^{^\}star$ No LMBU or SEL events occurred during testing, this column represents a statistical $\chi^2,$ 95% confidence limit calculation. For more details refer to Application Note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates - AN 54908.

Electrical Characteristics

DC Electrical Characteristics

Over the Operating Range^[19]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{DD}	Power supply voltage	-	1.7	1.8	1.9	V
V_{DDQ}	IO supply voltage	-	1.4	1.5	V _{DD}	V
V _{OH}	Output HIGH voltage	Note 20	V _{DDQ} /2 - 0.12	-	$V_{DDQ}/2 + 0.12$	V
V _{OL}	Output LOW voltage	Note 21	V _{DDQ} /2 – 0.12	_	$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output HIGH voltage	I _{OH} = -0.1 mA, nominal impedance	V _{DDQ} - 0.2	_	V_{DDQ}	V
V _{OL(LOW)}	Output LOW voltage	I _{OL} = 0.1 mA, nominal impedance	V _{SS}	_	0.2	V
V_{IH}	Input HIGH voltage	_	V _{REF} + 0.1	_	V _{DDQ} + 0.3	V
V_{IL}	Input LOW voltage	_	-0.3	_	V _{REF} – 0.1	V
I _X	Input leakage current	$GND \le V_I \le V_{DDQ}$	-5	_	5	μА
l _{oz}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disabled	-5	_	5	μА
V _{REF}	Input reference voltage ^[22]	Typical value = 0.75 V	0.68	0.75	0.95	V

- 17. Overshoot: $V_{IH}(AC) < V_{DDQ} + 0.85 \text{ V}$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL}(AC) > -1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$).
- 18. Power up: assumes a linear ramp from 0 V to V_{DD}(min) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.
- 19. All voltage referenced to Ground.

- 20. Outputs are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \ \Omega$. 21. Outputs are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \ \Omega$. 22. $V_{REF}(min) = 0.68 \ V$ or $0.46 \ V_{DDQ}$, whichever is larger, $V_{REF}(max) = 0.95 \ V$ or $0.54 \ V_{DDQ}$, whichever is smaller.



Electrical Characteristics (continued)

DC Electrical Characteristics

Over the Operating Range^[19]

Parameter	Description	Test Condi	tions		Min	Тур	Max	Unit	
I _{DD} ^[23]	V _{DD} operating supply	$V_{DD} = Max$, $I_{OUT} = 0$ mA,	333 MHz	(× 8)	_	_	440	mA	
		$f = f_{MAX} = 1/t_{CYC}$		(× 9)	_	_	440		
				(× 18)	_	_	450		
				(× 36)	_	_	560		
			300 MHz	(× 8)	_	_	420	mA	
				(× 9)	_	_	420		
				(× 18)	_	_	430		
				(× 36)	_	_	520		
			250 MHz	(x 8)	_	_	370	mA	
				(× 9)	_	_	370		
					(× 18)	_	_	380	
				(× 36)	_	_	460		
			200 MHz	(× 8)	_	_	330	mA	
				(× 9)	_	_	330		
				(× 18)	_	_	340		
				(× 36)	_	_	400		
			167 MHz	(× 8)	_	-	300	mA	
				(× 9)	-	-	300		
				(× 18)	-	_	310		
				(× 36)	_	_	360		

Note

23. The operation current is calculated with 50% read cycle and 50% write cycle.



Electrical Characteristics (continued)

DC Electrical Characteristics

Over the Operating Range^[19]

Parameter	Description	Test Condi	tions		Min	Тур	Max	Unit	
I _{SB1}	Automatic power down	Max V _{DD} ,	333 MHz	(× 8)	_	_	270	mA	
	current	both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(x 9)	_	-	270		
		$f = f_{MAX} = 1/t_{CYC}$, inputs static		(x 18)	_	_	270		
		inputs static		(× 36)	_	-	270		
			300 MHz	(x 8)	-	_	260	mA	
				(x 9)	_	-	260		
				(x 18)	_	_	260		
				(× 36)	_	-	260		
			250 MHz	(x 8)	_	_	250	mA	
					(× 9)	_	_	250	
				(x 18)	-	_	250		
				(× 36)	_	-	250	1	
			200 MHz	(× 8)	_	-	250	mA	
					(× 9)	-	_	250	
				(× 18)	_	-	250		
				(× 36)	-	_	250		
			167 MHz	(x 8)	-	_	250	mA	
				(× 9)	_	_	250		
				(× 18)	_	_	250		
				(× 36)	_	-	250		

AC Electrical Characteristics

Over the Operating Range^[24]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{IH}	Input HIGH voltage	_	V _{REF} + 0.2	_	_	V
V_{IL}	Input LOW voltage	_	_	_	V _{REF} – 0.2	V

 $24. \ Overshoot: \ V_{IH}(AC) < V_{DDQ} + 0.85 \ V \ (Pulse \ width \ less \ than \ t_{CYC}/2), \ Undershoot: \ V_{IL}(AC) > -1.5 \ V \ (Pulse \ width \ less \ than \ t_{CYC}/2).$

Document Number: 001-58905 Rev. *C



Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = 1.8 \text{V}, V_{DDQ} = 1.5 \text{V}$	4	pF
Co	Output capacitance		4	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	13.7	°C/W
Θ _{JC}	Thermal resistance (junction to case)	accordance with EIA/JESD51.	3.73	°C/W

Figure 4. AC Test Loads and Waveforms



Note

^{25.} Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V_{REF} = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 4.



Switching Characteristics

Over the Operating Range^[26, 27]

Cypress	Consortium	5	333	MHz	300	MHz	250	MHz	200 MHz		167 MHz		11.14
Parameter	Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}	_	V _{DD} (Typical) to the First Access ^[28]	1	_	1	_	1	_	1	_	1	_	ms
t _{CYC}	t _{KHKH}	K Clock and C Clock Cycle Time	3.0	8.4	3.3	8.4	4.0	8.4	5.0	8.4	6.0	8.4	ns
t _{KH}	t _{KHKL}	Input Clock (K/ \overline{K} and C/ \overline{C}) HIGH	1.20	-	1.32	-	1.6	-	2.0	_	2.4	-	ns
t _{KL}	t _{KLKH}	Input Clock (K/ \overline{K} and C/ \overline{C}) LOW	1.20	_	1.32	_	1.6	_	2.0	_	2.4	_	ns
t _{KHK} H	^t ĸн к н	K Clock Rise to \overline{K} Clock Rise and C to \overline{C} Rise (rising edge to rising edge)	1.35	_	1.49	_	1.8	ı	2.2	_	2.7	_	ns
t _{KHCH}	^t кнсн	$\overline{K/K}$ Clock Rise to $\overline{C/C}$ Clock Rise (rising edge to rising edge)	0.0	1.30	0.0	1.45	0.0	1.8	0.0	2.2	0.0	2.7	ns
Setup Tim	es		•	•	•	•				•		•	
t _{SA}	t _{AVKH}	Address Setup to K Clock Rise	0.4	_	0.4	_	0.5	_	0.6	_	0.7	_	ns
t _{SC}	t _{IVKH}	Control Setup to K Clock Rise (LD, R/W)	0.4	_	0.4	_	0.5	-	0.6	_	0.7	_	ns
t _{SCDDR}	t _{IVKH}	Double Data Rate Control Setup to Clock (K/K) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.3	_	0.3	_	0.35	-	0.4	_	0.5	_	ns
t _{SD}	t _{DVKH}	$D_{[X:0]}$ Setup to Clock (K/ \overline{K}) Rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns
Hold Time	s												
t _{HA}	t _{KHAX}	Address Hold after K Clock Rise	0.4	_	0.4	_	0.5	_	0.6	_	0.7	_	ns
t _{HC}	t _{KHIX}	Control Hold after K Clock Rise (LD, R/W)	0.4	_	0.4	-	0.5	_	0.6	_	0.7	-	ns
t _{HCDDR}	t _{KHIX}	Double Data Rate Control Hold after Clock (K/K) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.3	_	0.3	_	0.35	-	0.4	_	0.5	_	ns
t _{HD}	t _{KHDX}	$D_{[X:0]}$ Hold after Clock (K/ \overline{K}) Rise	0.3	_	0.3	_	0.35	_	0.4	_	0.5	_	ns

 ^{26.} Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V_{REF} = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 4.
 27. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.
 28. This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD} min initially before a read or write operation can be initiated.



Switching Characteristics (continued) Over the Operating Range $^{[26, 27]}$

Cypress	Consortium	-	333	MHz	300	MHz	250	MHz	200	MHz	167	MHz	
Parameter		Description	Min	Max	Unit								
Output Tin	output Times												
t _{CO}	t _{CHQV}	C/C Clock Rise (or K/K in single clock mode) to Data Valid	_	0.45	_	0.45	_	0.45	_	0.45	_	0.50	ns
t _{DOH}	^t CHQX	Data Output Hold after Output C/C Clock Rise (Active to Active)	-0.45	-	-0.45	-	-0.45	-	-0.45	-	-0.50	-	ns
t _{CCQO}	t _{CHCQV}	C/C Clock Rise to Echo Clock Valid	_	0.45	_	0.45	_	0.45	_	0.45	_	0.50	ns
tсqон	t _{CHCQX}	Echo Clock Hold after C/C Clock Rise	-0.45	-	-0.45	-	-0.45	_	-0.45	-	-0.50	-	ns
t_{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	_	0.25	_	0.27	_	0.30	_	0.35	_	0.40	ns
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.25	_	-0.27	_	-0.30	_	-0.35	_	-0.40	_	ns
t _{CQH}	t _{CQHCQL}	Output Clock (CQ/CQ) HIGH ^[29]	1.25	_	1.40	_	1.75	_	2.25	_	2.75	_	ns
tcqH CQ H	t _{CQH} CQH	CQ Clock Rise to CQ Clock Rise (rising edge to rising edge) ^[29]	1.25	-	1.40	-	1.75	_	2.25	_	2.75	-	ns
t _{CHZ}	^t chqz	Clock (C/ \overline{C}) Rise to High Z (Active to High Z) $^{[30, 31]}$	_	0.45	_	0.45	_	0.45	_	0.45	-	0.50	ns
t _{CLZ}	t _{CHQX1}	Clock (C/C) Rise to Low Z ^[30, 31]	-0.45	-	-0.45	1	-0.45	_	-0.45	1	-0.50	_	ns
PLL Timin	PLL Timing												
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	_	0.20	_	0.20	_	0.20	-	0.20	-	0.20	ns
t _{KC lock}	t _{KC lock}	PLL Lock Time (K, C) ^[32]	20	_	20	_	20	_	20	_	20	_	μS
t _{KC Reset}	t _{KC Reset}	K Static to PLL Reset	30	_	30	_	30	_	30	_	30	_	ns

Notes

^{29.} These parameters are extrapolated from the input timing parameters (t_{CYC}/2 - 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.

^{30.} t_{CHZ}, t_{CLZ} are specified with a load capacitance of 5 pF as in (b) of Figure 4. Transition is measured ±100 mV from steady-state voltage.


31. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.

32. For frequencies 300 MHz or below, the Cypress QDR II devices surpass the QDR consortium specification for PLL lock time (tKC lock) of 20 μs (min. spec.) and will lock after 1024 clock cycles (min. spec.), after a stable clock is presented, per the previous 90 nm version.



Switching Waveforms

Figure 5. Read/Write/Deselect Sequence^[33, 34, 35]



Notes

- 33. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
- 34. Outputs are disabled (High Z) one clock cycle after a NOP.

 35. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.



Ordering Information


The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Table 1. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
250	CY7C1318KV18-250BZC	51-85180	165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm)	Commercial
	CY7C1320KV18-250BZC			
	CY7C1318KV18-250BZXC		165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm) Pb-free	
	CY7C1320KV18-250BZXC			
	CY7C1318KV18-250BZI		165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm)	Industrial
	CY7C1320KV18-250BZI			
	CY7C1320KV18-250BZXI		165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm) Pb-free	1
300	CY7C1320KV18-300BZC	51-85180	165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm)	Commercial
	CY7C1318KV18-300BZXC		165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm) Pb-free	
	CY7C1320KV18-300BZXC			
333	CY7C1318KV18-333BZC	51-85180	165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm)	Commercial
	CY7C1320KV18-333BZC			
	CY7C1320KV18-333BZXC		165-ball fine-pitch ball grid array (13 x 15 x 1.4 mm) Pb-free	


Ordering Code Definitions






Package Diagram

Figure 6. 165-ball FBGA (13 × 15 × 1.4 mm), 51-85180





51-85180 *C



Acronyms

Acronym	Description			
DDR	double data rate			
FBGA	fine-pitch ball grid array			
HSTL	high-speed transceiver logic			
I/O	input/output			
JTAG	joint test action group			
LSB	least significant bit			
LMBU	logical multiple bit upset			
LSBU	logical single bit upset			
MSB	most significant bit			
PLL	phase locked loop			
SEL	single event latch up			
SRAM	static random access memory			
TAP	test access port			
TCK	test clock			
TMS	test mode select			
TDI	test data-in			
TDO	test data-out			
TQFP	thin quad flat pack			

Document Conventions


Units of Measure

Symbol	Unit of Measure
Ω	ohms
ΚΩ	kilo ohms
ns	nano seconds
V	Volts
μs	micro seconds
μΑ	micro Amperes
mA	milli Amperes
mm	milli meter
ms	milli seconds
MHz	Mega Hertz
pF	pico Farad
%	percent
W	Watts
°C	degree Celcius



Document History Page

Document Title: CY7C1316KV18/CY7C1916KV18/CY7C1318KV18/CY7C1320KV18, 18-Mbit DDR II SRAM Two-Word Burst Architecture Document Number: 001-58905				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2860800	VKN	01/20/2010	New datasheet
*A	2897150	NJY	03/22/2010	Removed Inactive parts
*B	3076901	NJY	11/03/2010	Changed status from Preliminary to Final. Updated Ordering Information. Added Ordering Code Definitions. Added Acronyms and Document Conventions.
*C	3169007	NJY	02/10/2011	Added Note 32. Updated Ordering Information.





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory

cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-58905 Rev. *C

Revised February 28, 2011

Page 32 of 32

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.